REGALE

An open architecture to equip next generation HPC applications with exascale capabilities

Project Overview



Project info

Project info

Call: H2020-JTI-EuroHPC-2019-1 Funding scheme: EuroHPC-IA Start date: 1 April 2021 End date: 31 March 2024

Consortium:







REGALE motivation

Traditional supercomputing is about performance and throughput





But modern supercomputers are hungry energy consumers...





... they need to save energy...





... and operate under power constraints





New modes of operation for the supercomputer





Traditional HPC applications have a rather simple structure



traditional HPC application



... and leave the programming and optimization complexity to the programmer ...



traditional HPC application



... requiring extraordinary skills (domain expertise + parallel programming + performance engineering)



traditional HPC application



... can we follow the same approach for the highly complex next generation of HPC applications?





traditional HPC application

next generation HPC application (workflow)

... special tools (workflow engines) need to make the lives of programmers easier







next generation HPC application (workflow)





Project vision and objectives





To pave the way of next generation HPC applications to energy efficient exascale systems

Sought by:

- The definition on an open architecture
- The instantiation of a prototype system integrating EU technology
- The incorporation of sophistication from top academic experts
- The evolution of five key pilots

Project strategic objectives

$\mathbf{1}$

Effective utilization of resources.

- Improved application performance.
- Increased system throughput.
- Minimization of performance degradation under the operation with power constraints.
- Decreased energy to solution.

Broad applicability.

- ✤ openness
- platform independence
- ✤ scalability
- modularity
- extensibility
- simplicity



Approach

Regale technical approach

Define an architecture and implement an instantiation that:

- Switches between different optimization targets (performance, energy, power)
- Adapts to application phases for effective power capping
- Co-schedules applications for increased performance
- Exploits job moldability for increased energy efficiency



REGALE architecture





REGALE architecture





Maximizing the impact

A path to standardization and / or homogenization

×

A strong connection with the HPC Powerstack: <u>https://powerstack.caps.in.tum.de/</u> A community of academics, key industrial players and HPC stakeholders



Thank you for your attention!





Contact us! Website: <u>regale-project.eu</u> Twitter: <u>@EuRegale</u> Email: <u>regale@cslab.ece.ntua.gr</u>



BREAK UNTIL 15:35 CET





Contact us! Website: <u>regale-project.eu</u> Twitter: <u>@EuRegale</u> Email: <u>regale@cslab.ece.ntua.gr</u>



Funding

This project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 956560. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Greece, Germany, France, Spain, Austria, Italy.







BREAK UNTIL 15:40